Home Page Icon
Home Page
Table of Contents for
Microprocessor 5
Close
Microprocessor 5
by Philippe Darche
Microprocessor 5
Cover
Title page
Copyright
Quotation
Preface
Introduction
PART 1
PART 2
Conclusion of Volume 5
Exercises
Acronyms
References
Index
End User License Agreement
Search in book...
Toggle Font Controls
Playlists
Add To
Create new playlist
Name your new playlist
Playlist description (optional)
Cancel
Create playlist
Sign In
Email address
Password
Forgot Password?
Create account
Login
or
Continue with Facebook
Continue with Google
Sign Up
Full Name
Email address
Confirm Email Address
Password
Login
Create account
or
Continue with Facebook
Continue with Google
Prev
Previous Chapter
Cover
Next
Next Chapter
Title page
Table of Contents
Cover
Title page
Copyright
Quotation
Preface
Introduction
PART 1
1 Development Chain
1.1. Layers of languages, stages of development and tools
1.2. Fundamental software tools for development
1.3. Assembly language
1.4. Conclusion
2 Debugging and Testing
2.1. Hardware support
2.2. Debugging
2.3. Testing
2.4. Conclusion
PART 2
3 Changes in the Organization of the Earliest Microcomputers
3.1. Apple II
3.2. IBM PCs
3.3. Chipset
3.4. Motherboard architectures
3.5. Evolution of microcomputer firmware
3.6. Conclusion
Conclusion of Volume 5
Exercises
Acronyms
References
Index
End User License Agreement
List of Illustrations
Chapter 1
Figure 1.1. Example of lines from a program written in 80x86 assembly language
Figure 1.2. Levels of languages in computing
Figure 1.3. Development chain for a program written in a compilable high-level l...
Figure 1.4. Relationship between the type and levels of languages
Figure 1.5. Software development chain in a mixed-language environment and with ...
Figure 1.6. API and ABI interfaces and Hardware Abstraction Layer. For a color v...
Figure 1.7. Information flow for assembly
Figure 1.8. Functional phases of assembly
Figure 1.9. Example of a symbol table extracted from the listing file in Figure ...
Figure 1.10. Example of a listing file generated by tasm (symbol table in Figure...
Figure 1.11. I/O for link editing
Figure 1.12. Types of libraries
Figure 1.13. Example of a source file for a microcontroller from the Atmel AVR f...
Figure 1.14. Example of a program with macro-instruction and then expansion
Figure 1.15. Development chain with macro-management
Chapter 2
Figure 2.1. The Intel SDK85 evaluation kit. For a color version of this figure, ...
Figure 2.2. Communication between host and target systems. For a color version o...
Figure 2.3. The Atmel STK500 evaluation kit. For a color version of this figure,...
Figure 2.4. Microcontroller with integrated EPROM seen through the package’s qua...
Figure 2.5. ISP and PDI interfaces for the Atmel STK600 evaluation kit
Figure 2.6. Management state diagram compatible with the IEEE 1149.1 standard
Figure 2.7. Compatibility between standardized instructions and target registers
Figure 2.8. Hardware emulation chain. For a color version of this figure, see ww...
Figure 2.10. The Atmel Studio simulator. For a color version of this figure, see...
Figure 2.11. The Borland TurboDebugger. For a color version of this figure, see ...
Figure 2.12. Debugging link with BDM access (HCS08/RS08 target system). For a co...
Figure 2.13. BDM interface signals
Figure 2.14. Debugging connection using a JTAG port. For a color version of this...
Figure 2.15. A chain of test modules.
Figure 2.16. JTAG logic around the initial core
Figure 2.17. A typical boundary-scan register cell (a) with an example implement...
Figure 2.18. JTAG connector examples
Figure 2.19. Components required by the standard
Figure 2.20. Redirected debugging with gdb. For a color version of this figure, ...
Chapter 3
Figure 3.1. Original Apple II motherboard (Rev. 0). For a color version of this ...
Figure 3.2. Apple II block diagram (Gayler 1983)
Figure 3.3. Top view of Apple II expansion slot (Gayler 1983)
Figure 3.4. Installed daughter boards (unknown source). For a color version of t...
Figure 3.5. IBM 5150 (original PC) motherboard. For a color version of this figu...
Figure 3.6. Overview of the IBM 5150 motherboard (IBM 1984a). For a color versio...
Figure 3.7. Overhead view of the 5150 bus expansion slot and its signals (IBM 19...
Figure 3.8. IBM 5160 motherboard (PC XT). For a color version of this figure, se...
Figure 3.9. Overview of the PC XT motherboard (IBM 1983). For a color version of...
Figure 3.10. Topography of main memory (Figure 2.110 in Darche (2012) completed)
Figure 3.11. IBM 5170 type 1 motherboard (PC AT). For a color version of this fi...
Figure 3.12. Overview of the PC AT type 1 motherboard (IBM 1984b). For a color v...
Figure 3.13. Overview of the PC AT type 2 motherboard (IBM 1986). For a color ve...
Figure 3.14. ISA bus expansion slot extended to 16 bits and its 16-bit expansion...
Figure 3.15. AT block diagram (IBM 1984b)
Figure 3.16. Architecture based on the 82420 chipset for use with the 80486 (Sla...
Figure 3.17. Architecture based on the 82430 chipset for use with the Pentium (I...
Figure 3.18. Components in the 82430 chipset managing the EISA (Gwennap 1993) © ...
Figure 3.19. Internal overview of a super I/O component: the PC87306 from NS
Figure 3.20. Organization of a motherboard with an Intel 450KX/GX chipset (Intel...
Figure 3.21. Implementation of AGP with the 440BX chipset (source: Intel)
Figure 3.22. Intel HUB architecture
Figure 3.23. DMI link connecting the MCH to the ICH: the 915P
Figure 3.24. HyperTransport Tunnel
Figure 3.25. Timeline of the main motherboard form factors
Figure 3.26. Current PRIME B250-PRO motherboard (source: Asus – 2018, completed)...
Figure 3.27. The different functional layers of an old-generation PC microcomput...
Figure 3.28. EFI software location
List of Tables
Chapter 1
Table 1.1. Language comparison (based on Jones (1986))
Table 1.2. Address space operators in the IEEE 694-1985 standard
Table 1.3. Standardized format suffixes
Chapter 2
Table 2.1. Incremental characteristics of classes of debuggers
Table 2.2. Generic characteristics of a debugging monitor
Table 2.3. Primary characteristics of the HC08’s monitor mode (Motorola)
Table 2.4. Characteristics of the background debugging mode for Motorola HCS08 a...
Table 2.5. Comparison of functionality between various debugging tools (1/2)
Table 2.6. Comparison of functionality between various debugging tools (2/2)
Table 2.7. Classification of debugging approaches (Chen et al. 2002). F: Foregro...
Chapter 3
Table 3.1. Characteristics of Intel 430 chipset family (except for the mobile 43...
Table 3.2. Characteristics of the first Intel chipsets in the 450/440 families
Table 3.3. Characteristics of the first Intel chipsets in the 450/440 families (...
Table 3.4. Summary of various form factors
Guide
Cover
Table of Contents
Title page
Copyright
Quotation
Preface
Introduction
Begin Reading
Conclusion of Volume 5
Exercises
Acronyms
References
Index
End User License Agreement
Pages
v
iii
iv
vii
ix
x
xi
xiii
1
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
69
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
111
112
113
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
163
164
165
166
167
168
169
170
171
172
173
Add Highlight
No Comment
..................Content has been hidden....................
You can't read the all page of ebook, please click
here
login for view all page.
Day Mode
Cloud Mode
Night Mode
Reset