Appendix A

Quick Reference Guide

A.1 List of C6x Instructions

image

image

A.2 List of C67x Floating-Point Instructions

image

A.3 Registers and Memory Mapped Registers

image

C6x1l DSK MMR

EMIF A
Global Control 1800000
CE0 Space Control 1800008
CE1 Space Control 1800004
CE2 Space Control 1800010
CE3 Space Control 1800014
SDRAM Control 1800018
SDRAM Refresh Period 180001C
SDRAM extension 1800020

image

image

image

image

image

Index Pseudo 2000030  
McBSP 0 1
DRR 18C0000 1900000
DXR 18C0004 1900004
Control Register 18C0008 1900008
Receive Control Register 18C000C 190000C
Transmit Control Register 18C0010 1900010
Sample Rate Generator Register 18C0014 1900014
Multichannel Register 18C0018 1900018
Receive Channel Enable Register 18C001C 190001C
Transmit Channel Enable Register 18C0020 1900020
Pin Control Register 18C0024 1900024
Timers01
Control 1940000 1980000
Period 1940004 1980004
Counter 1940008 1980008

c64x DSK MMR

EMIF A B
Global Control 1800000 1A80000
CE 1 Space Control 1800008 1A80008
CE0 Space Control 1800004 1A80004
CE2 Space Control 1800010 1A80010
CE3 Space Control 1800014 1A80014
SDRAM Control 1800018 1A80018
SDRAM Refresh Period 180001C 1A8001C
SDRAM extension 1800020 1A80020
CEI Space Secondary Control 1800044 1A80044
CEO Space Secondary Control 1800048 1A80048
CE2 Space Secondary Control 1800050 1A80050
CE3 Space Secondary Control 1800054 1A80054

image

image

image

image

image

image

image

image

image

C6x01 EVM MMR

image

image

McBSP 0 1
DRR 18C0000 1900000
DXR 18C0004 1900004
Control Register 18C0008 1900008
Receive Control Register 18C000C 190000C
Transmit Control Register 18C0010 1900010
Sample Rate Generator Register 18C0014 1900014
Multichannel Register 18C0018 1900018
Receive Channel Enable Register 18C001C 190001C
Transmit Channel Enable Register 18C0020 1900020
Pin Control Register 18C0024 1900024
Timers01
Control 1940000 1980000
Period 1940004 1980004
Counter 1940008 1980008

image

image

C6x_MMR.ASM

Memory Mapped Registers

image

image

image

A.4 Compiler lntritisics

image

image

Note: instructions not specified with a device apply to all ’C6x devices.

A.4 Compiler lntritisics

C64x Specific Intrinsics

C64x Specific Intrinsics

image

image

image

A.5 Optimization Checklist

image

..................Content has been hidden....................

You can't read the all page of ebook, please click here login for view all page.
Reset
18.119.124.49