9.8. ERROR MANAGEMENT

Errors that are detected on a PCI bus are delivered to the host by side band signals. The treatment of these signals is left to the system designer and is outside the PCI specifications. Likewise, the delivery of PCI error messages through the RapidIO interconnect is not defined, although they could be implemented as user-defined RapidIO messages.