Contents at a Glance
Topic I: Overview of VLSI Design Methodology
Chapter 2 VLSI Design Methodology
Chapter 3 Hierarchical Design Decomposition
Chapter 4 Cell and IP Modeling
Chapter 5 Characteristics of Functional Validation
Chapter 6 Characteristics of Formal Equivalency Verification
Topic IV: Design Implementation
Chapter 10 Layout Parasitic Extraction and Electrical Modeling
Chapter 14 Power Rail Voltage Drop Analysis
Chapter 15 Electromigration (EM) Reliability Analysis
Chapter 16 Miscellaneous Electrical Analysis Requirements
Topic VI: Preparation for Manufacturing Release and Bring-Up
Chapter 18 Physical Design Verification
Chapter 19 Design for Testability Analysis
Chapter 20 Preparation for Tapeout
Chapter 21 Post-Silicon Debug and Characterization (“Bring-up”) and Product Qualification
Register your copy of VLSI Design Methodology Development at informit.com for convenient access to downloads, updates, and corrections as they become available. To start the registration process, go to informit.com/register and log in or create an account. Enter the product ISBN 9780135732410 and click Submit. Once the process is complete, you will find any available bonus content under “Registered Products.”