The spec doesn't define a limit on how long the Snoop Phase may be stretched. However, to avoid hanging the system in the event of a failure, it is advisable for the chipset to monitor for excessive wait states inserted into the Snoop Phase, Response Phase or Data Phase and signal an error (e.g., via MCERR#) if this condition occurs.
3.128.173.53